Pradyun Narkadamilli

pradyun2@illinois.edu | pradyun.net | github.com/pradyungn

Education

 University of Illinois Urbana-Champaign, B.S in Computer Engineering Bradley J. Griffis Endowed Scholarship, John and Sheila Woythal Scholarship IEEE HKN Honor Society, Dean's List (Fall 2021-Present) Relevant Coursework: Advanced Computer Architecture, VLSI Design, Digital IC Design Operating Systems, Communication Networks, Parallel Programming, Vector Space Signal RESEARCH 	
ArchGen: A Graph Framework for Microarchitecture Search and Generation	In Progress
 Working with Assistant Professor Dong Kai Wang on ArchGen, a graph-based design space Created the first composable architecture, a superscalar inorder RISC-V pipeline with superscalar	ce exploration framework
 PANIQ: Perceptron AugmeNted Issue Queues for Out-Of-Order Processor Final research paper for ECE 511: Advanced Computer Architecture All evaluations and findings were constructed by using the gem5 architectural simulator 	May 2024
 Evaluating Subsampling Algorithms for Graph-Signal Interpolation Final research paper for ECE 513: Vector Space Signal Processing Expanded upon the findings of studies by Antonio Ortega, expanded results to algorithmi 	May 2024 c node ranking methods
Work Experience	
 CPU Design Intern, SiFive ASIC Design Intern (Fabric IP Design Team), Microsoft Developed scheduler subsystem to mitigate power rail droop during mesh packet transmiss Designed and implemented RTL modules to aggregate and regulate traffic/system events a Implemented more robust error checking and template generation within in-house automa Migrated various release-time packaging deliverables to reusable targets for in-house automa 	across fabric mesh tion tool
 FPGA Design Intern, IMC Trading Developed system to filter/publish critical network messages to host from FPGA, reducing Designed and implemented RTL modules to unpack, tag, and arbitrate between multiple Created testbenches on Verilator-based verification stack, then prototyped C++ API for not stack. 	Jun 2023 – Aug 2023 g PCIe load by 50% UDP streams
 Computer Architecture Course Assistant, UIUC Directly mentored 20+ students in the design, development, and optimization of an out-of Ported existing simulation models and tooling to Verilator, yielding over 200x speedup in 	
 Operating Systems Course Assistant, UIUC Hosted office hours for class projects (ex: IA-32/RISC-V kernel) and led exam review sess Composed course materials like course notes, exam problems, review materials, etc. 	Aug 2023 – Present tions for 150+ students
President, ACM SIGArch sigarch.netCurated, created, and presented educational material for UIUC's premier computer archit	Dec 2023 – Present ecture club.

Projects

Superscalar Out-of-Order RISC-V CPU

Created a speculative out-of-order RISC-V CPU with an ERR architecture, implementing the RV32IM spec.

- Supports 1-8 issues/instruction commits per cycle, multiple integer execution units, variable size issue queues, etc.
- Optional parameters to change issue queue scheduling, branch predictor (TAGE), cache timing/associativity, etc.
- Synthesized dual-issue/commit core with L1 cache on FreePDK's 45nm process node at 800MHz, a standing record

NES Emulator pradyun.net/work/naes

Replicated commercial Nintendo Entertainment System (NES) SoC on DE-10 Lite FPGA.

- System can play standard iNES-formatted ROMs on a Motorola 6502 core, video output is displayed over VGA
- Designed PPU (architecture-specific GPU), peripheral emulation hardware, and memory interfaces
- Demoed at ECE 385 Showcase, running games like Ice Climber, Pac-Man, and Super Mario Bros.

TECHNICAL SKILLS

General: SystemVerilog, Verilog, Python, C, C++, [ba]sh scripting, Rust, Linux Systems, x86, RISC-V, CUDA, ELisp Tools: Synopsys VCS, Verdi, Design Compiler, Virtuoso, Innovus, Verilator, Vivado, Quartus, gem5, git